Dispersive readout of a silicon quantum dot with an accumulation-mode gate sensor by Rossi, Alessandro et al.
Dispersive readout of a silicon quantum dot with an accumulation-mode gate sensor
A. Rossi, , R. Zhao, , A. S. Dzurak, and , and M. F. Gonzalez-Zalba
Citation: Appl. Phys. Lett. 110, 212101 (2017); doi: 10.1063/1.4984224
View online: http://dx.doi.org/10.1063/1.4984224
View Table of Contents: http://aip.scitation.org/toc/apl/110/21
Published by the American Institute of Physics
Articles you may be interested in
 Valley splitting of single-electron Si MOS quantum dots
Applied Physics Letters 109, 253101 (2016); 10.1063/1.4972514
 Circuit quantum electrodynamics architecture for gate-defined quantum dots in silicon
Applied Physics Letters 110, 043502 (2017); 10.1063/1.4974536
Phonon conduction in silicon nanobeams
Applied Physics Letters 110, 213102 (2017); 10.1063/1.4983790
 Cutting a Gordian Knot: Dispersion of plasmonic modes in Bi2Se3 topological insulator
Applied Physics Letters 110, 211601 (2017); 10.1063/1.4984109
 Counting near infrared photons with microwave kinetic inductance detectors
Applied Physics Letters 110, 212601 (2017); 10.1063/1.4984134
Interference-enhanced infrared-to-visible upconversion in solid-state thin films sensitized by colloidal
nanocrystals
Applied Physics Letters 110, 211101 (2017); 10.1063/1.4984136
Dispersive readout of a silicon quantum dot with an accumulation-mode
gate sensor
A. Rossi,1,a) R. Zhao,2 A. S. Dzurak,2 and M. F. Gonzalez-Zalba3
1Cavendish Laboratory, University of Cambridge, J.J. Thomson Avenue, Cambridge CB3 0HE,
United Kingdom
2School of Electrical Engineering and Telecommunications, The University of New South Wales, Sydney 2052,
Australia
3Hitachi Cambridge Laboratory, J.J. Thomson Avenue, Cambridge CB3 0HE, United Kingdom
(Received 27 March 2017; accepted 15 May 2017; published online 23 May 2017)
Sensitive charge detection has enabled qubit readout in solid-state systems. Recently, an alternative
to the well-established charge detection via on-chip electrometers has emerged, based on in situ
gate detectors and radio-frequency dispersive readout techniques. This approach promises to facili-
tate scalability by removing the need for additional device components devoted to sensing. Here,
we perform gate-based dispersive readout of an accumulation-mode silicon quantum dot. We
observe that the response of an accumulation-mode gate detector is significantly affected by its
bias voltage, particularly if this exceeds the threshold for electron accumulation. We discuss and
explain these results in light of the competing capacitive contributions to the dispersive response.
Published by AIP Publishing. [http://dx.doi.org/10.1063/1.4984224]
Reliable measurements of the charge state of nanoscale
electronic devices may represent a key ingredient for the real-
ization of future quantum technologies. Typically, non-
invasive and sensitive charge readout is achieved by means of
on-chip electrometers.1,2 The scope of applicability of these
sensing techniques is quite broad, ranging from charge noise
characterization3–5 to cryogenic thermometry,6–8 as well as
Maxwell’s demon implementations9,10 and quantum metrol-
ogy.11–13 Arguably, one of the research fields that have more
largely benefitted from advancements in charge sensing is
solid-state quantum information processing.14–18
Recently, an alternative approach to implement charge
readout has emerged based on radio-frequency (rf) resonant
circuit techniques.19–21 Using in-situ gate electrodes embed-
ded into LC resonators, fast and sensitive charge detection
has been attained22–25 by measuring the dispersive shift of
the resonator frequency when electron tunneling occurs. In
addition to providing much higher bandwidth than standard
electrometry, gate-based reflectometry has an enormous
potential for realizing scalable quantum architectures. In
fact, a number of proposals have been already put forward to
exploit high frequency techniques to different extents.26–31
Lately, spin-based qubits have been realised in planar
silicon-based accumulation-mode quantum dots (QDs).18,32,33
Gate-based dispersive readout may be an appealing technique
to scale these systems up. In fact, CMOS-compatible architec-
tures have been recently proposed27,28 which identify routes
toward large scalability of silicon-based spin qubit systems.
The suggested readout protocol crucially relies on the gate-
based dispersive technique discussed here. It has, therefore,
become topical to understand its operational boundaries or
limitations. In the specific case of accumulation-mode devi-
ces, it has been proposed that the same gate(s) used to define
the qubit(s) may be used for dispersive readout.26,27 This
would require operating the gate(s) above threshold voltage.
However, one has to be aware that the gate capacitance may
significantly vary upon bias voltage and, in some
FIG. 1. (a) SEM image of a device similar to the one used in the experi-
ments and schematic view of the measurement set-up. The gate electrode
embedded into the resonant circuit is highlighted in blue. The approximate
region where the quantum dot is formed is highlighted with a solid red cir-
cle. (b) Artistic illustration of the portion of the device enclosed by the
dashed line in (a). Electrons are schematically depicted as red spheres. An
isolated electron is representative of the quantum dot position. The gate
sensor is shown to operate below threshold voltage. (c) Similar illustration
to that in (b) except for the gate detector being shown to work above thresh-
old voltage. (d) Characteristic frequency response of the resonator used in
the experiments.a)Electronic mail: ar446@cam.ac.uk
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circumstances, its contribution may dominate over the
tunneling capacitance.34 This is a potentially detrimental sit-
uation for readout performances. We note that this issue has
not been raised before, since previous accounts of dispersive
readout were based on either depletion-mode devices22 or
etched nanowires.23–25
Here, we perform gate-based dispersive readout of an
accumulation-mode quantum dot (QD) fabricated on a planar
silicon substrate. By adjusting the dc voltage applied to the
gate detector, we observe a significant degradation in the
phase response when the bias voltage exceeds the threshold
for electron accumulation. We discuss these results in the con-
text of a simple metal-oxide-semiconductor (MOS) capaci-
tance model to explain the voltage-dependent capacitive
contributions to the resonator response. The sample used for
this study is a MOS field-effect transistor fabricated on a
near-intrinsic natural silicon substrate. Three layers of Al/
AlyOx gates are patterned with electron-beam lithography and
deposited on a 8-nm-thick SiO2 gate oxide.
35,36 A scanning
electron micrograph (SEM) image of the metal gate stack of a
device similar to the one used in the experiments is shown in
Fig. 1(a). Upon application of dc voltages to individual gate
electrodes, one can locally accumulate a two-dimensional
electron gas (2DEG) or form tunnel barriers at the Si/SiO2
interface. We tune these voltages to create a QD approximately
in the region highlighted in red in Fig. 1(a) and represented
by an isolated electron in Figs. 1(b) and 1(c). This is achieved
by forming tunnel barriers with gates BL and BR and electron
reservoirs with gates SL, DL, and IG. Note that SL and DL
extend to heavily n-type doped regions acting as source (S)
and drain (D) ohmics. Gate SG can be used to locally pinch off
the drain reservoir when operated below threshold voltage, as
we shall discuss later. The gate detector (GD) is highlighted in
blue in Fig. 1(a). It can be dc biased in a similar fashion to the
other gates, and, therefore, it allows one to perform charge
readout with or without a 2DEG directly formed underneath it.
Figures 1(b) and 1(c) schematically represent these two opera-
tion modes. Gates CG and PL are kept at fixed potentials of
0.22 V and 0V, respectively.
In order to carry out gate-based dispersive readout, gate
GD is embedded in a resonant LC circuit, which is made up
of a surface mount inductor (L¼ 220 nH) and the device’s
parasitic capacitance to ground (Cp ¼ 979 fF). The resonator
response (resonant frequency fR ¼ 343 MHz and quality fac-
tor Q¼ 30) is shown in Fig. 1(d). The resonator is connected
to a low temperature bias tee [see Fig. 1(a)] which makes it
possible to superimpose a rf signal and a dc offset.
Reflectometry is performed at 340MHz via homodyne detec-
tion of the reflected signal after two stages of amplifications
(low temperature and room temperature stages). The phase
response, D/, relates to modifications in the system total
capacitance,34 DC, upon variation of the experimental
parameters, and it reads D/  pQDC=Cp. This leads to
dispersive detection of charge transitions in the dot whenever
electron tunnelling occurs. In fact, tunnelling events generate
an additional capacitance contribution, known as tunnelling
capacitance,22,23 which reads DCt ¼ a @hnei@VGD, where a is the
gate sensor’s lever arm37 ( 0.1 eV/V for the device studied
here) and hnei is the average charge of the quantum dot.
Therefore, the larger the sensor’s lever arm the better it per-
forms in terms of readout sensitivity, which led to a sensitiv-
ity as high as 37 le/Hz1/2 in FinFET transistors.23 This was
mainly due to an a-factor as large as 0.9 eV/V, obtained by
using high-k gate dielectrics as thin as 1.3 nm. Besides rf dis-
persive readout, we also detected the quantum dot charge
state via standard dc measurements. In order to do this, we
apply a dc voltage bias (VSD) to the source and record the
device current at the drain with a digital multimeter after
transimpedance amplification at room temperature. All the
experiments are performed in a cryogen-free dilution refrig-
erator at a base temperature of nearly 45 mK.
The dispersive phase signal from the resonator is shown
in Fig. 2(a) as a function of VBL and VGD. Parallel diagonal
lines result from enhanced capacitive contributions at the
degenerate charge configurations of the QD. At these points,
electron tunneling between the quantum dot and the electron
reservoirs is cyclically driven by the oscillatory voltage
applied to the resonator. Between each pair of consecutive
lines, tunnelling is forbidden due to Coulomb Blockade, and,
consequently, the phase response is suppressed. Interestingly,
in the upper part of the plot (for VGD > 0:61 V) the phase sig-
nal shows large fluctuations that overshadow the resonant
peaks. This region of poor rf readout corresponds to a deterio-
ration in the aspect ratio of the Coulomb peaks, as we observe
with the standard dc measurements shown in Fig. 2(c). The
smearing of the peaks and the appearance of a current offset
are to be attributed to either the formation of a 2DEG under-
neath the sensor gate or to enhanced transparency of the QD
tunnel barriers. Indeed, the former would provide an addi-
tional pathway for the electrons to bypass the dot blockade,
FIG. 2. (a) Phase response as a function
of VBL and VGD. Labels indicate charge
occupancy of the QD. VSG ¼ 1 V,
VBR ¼ 1:4 V, VSL ¼ 1 V, VDL ¼ VIG ¼
1:4 V, and VSD ¼ 0:4 mV. (b) Similar
plot to that in (a) except for VSG ¼ 0 V.
(c) Measurement of the dc between the
source and the drain as a function of VGD
at VSG ¼ 0 V (blue trace) and VSG ¼ 1
V (black trace). VSD ¼ 0:6 mV and
VBL ¼ 0:98 V in both cases, as
highlighted by the colour-coded dashed
lines in panels (a) and (b). All other
experimental parameters are unchanged.
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while the latter would make co-tunnelling increasingly likely
due to loss of quantum confinement.
To investigate whether a dc source-drain current, as a
mechanism which competes with the rf-driven dot-reservoir
electron tunnelling, could be the origin of the large signal
background, we switch the current off by setting VSG below
threshold. The data are shown in Fig. 2(b). Here, we repeat
the same measurement as in panel (a) except for VSG ¼ 0 V
as opposed to VSG ¼ 1 V. By keeping VSG below threshold,
current is prevented from flowing between the source and the
drain due to a discontinuity in the 2DEG which leads to the
drain ohmics. This is confirmed by the blue trace in Fig. 2(c).
The data in panels (a) and (b) reveal a nearly identical
response. This suggests that a dc electric current is not the
cause of the readout degradation.
We now turn to investigate more in detail the region of
limited readout in the single-lead configuration. To this end,
we set VSG ¼ 0 V and VGD ¼ 0:7 V and measure the phase
response of the resonator as a function of VBL and VBR. We
take the derivative of the raw data to reveal the extremely
faint diagonal lines which indicate charge transitions in the
QD [see Fig. 3(a)]. These features would not be well
resolved in the bare phase signal because they are buried into
a large background which changes as a function of the exper-
imental parameters, as shown in Fig. 3(c). We point out that,
despite the poor contrast, this measurement at relatively high
VGD indicates the presence of a properly formed QD. This is
confirmed by the charging plot of Fig. 3(b). In this case, we
set VGD ¼ 0:5 V (within the region of good readout visibil-
ity) and measure the phase response at the same operation
point as in panel (a). By comparing the two stability dia-
grams, we observe similar slopes and separations for the
charge transitions, and, therefore, conclude that the QD is
not modified by the gate sensor bias point. This suggests that
the poor phase response at large VGD voltage cannot be
explained by loss of confinement in the QD caused by an
increased transparency of the barriers. By contrast, the origin
of this effect should be attributed to an additional capacitive
contribution arising from the formation of a 2DEG under
GD, which dominates over the tunneling capacitance at high
VGD. The data reported in Fig. 3(c) are consistent with
this interpretation. Indeed, the signal excursion at VGD ¼ 0:7
V is more than an order of magnitude larger than the one
at VGD ¼ 0:5V, indicating a proportional variation of DC
between the two operation modes. Furthermore, at lower
VGD the signal shows a nearly constant offset with sharp val-
leys corresponding to capacitance variations DCt  1:5 aF
due to tunnelling events. By contrast, at higher VGD the sig-
nal varies steadily over the voltage range shown as an effect
of an overall maximum variation in the total resonator capac-
itance DC  60 aF. The variation of the background signal is
ascribable to the fact that, once VGD is above threshold and a
2DEG is formed, the relevant MOS capacitance will depend
on the voltages applied to nearby gates. In practice, the value
of the additional capacitive contribution to the resonator
is affected by each gate voltage in proportion to its electro-
static cross-coupling to the 2DEG. For example, in Fig. 3(c)
we show the cross-capacitive contribution of gate BL.
Importantly, in this scenario, small capacitive contributions
due to tunneling become exceedingly difficult to be detected
since they are buried in this much larger capacitive swing, as
highlighted in Fig. 3(c).
Next, we characterize the change in total capacitance of
the system as a function of VGD. We do so by monitoring the
resonant frequency which directly relates to the total capaci-
tance of the circuit as fR ¼ 12p ﬃﬃﬃﬃLCp , where C ¼ Cp þ CtþCMOS, and CMOS is the conventional MOS gate capacitance
for GD [see inset of Fig. 4(a)]. By assuming that Cp should
not change with gate voltage and neglecting the small contri-
bution of Ct, we extract the dependence of CMOS with respect
to VGD from the resonant frequency shift. In Fig. 4(a), we
plot the extracted MOS capacitance as a function of VGD.
For VGD < 0:6 V, we observe a small monotonic increase of
the MOS capacitance as a function of increasing VGD. This
FIG. 3. (a) Derivative of the phase response as a function of VBL and VBR. Labels indicate charge occupancy of the QD. VGD ¼ 0:7 V, VSG ¼ 0 V, VSL ¼ 1 V,
VDL ¼ VIG ¼ 1:4 V, and VSD ¼ 0:4 mV. (b) Phase response as a function of VBL and VBR. The other experimental parameters are the same as in (a) except for
VGD ¼ 0:5 V. (c) Phase response as a function of incremental variation of VBL at VGD ¼ 0:7 V (blue trace, right axis) and VGD ¼ 0:5 V (red trace, left axis).
The red trace is taken from the plot in (b) at VBR ¼ 1:225 V, and the blue trace is taken from the plot in (a) at VBR ¼ 1:005 V (before derivative is taken).
DVBL ¼ 0 corresponds to VBL ¼ 1:02 V (VBL ¼ 1:05 V) for VGD ¼ 0:7 V (VGD ¼ 0:5 V). Vertical black dashed lines are guides to the eye to indicate the posi-
tions of Coulomb peaks.
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phenomenon can be attributed to the charging of interface
traps38 below the gate or to a cross-capacitive effect of gate
GD to the neighbouring 2DEGs, such as those accumulated
under SL and IG. For VGD > 0:6 V the MOS capacitance
rises rapidly, as expected from typical C-V curves of MOS
capacitors in weak inversion.39 This type of behaviour is
consistent with the accumulation of a 2DEG under the gate
detector with a threshold voltage of 0:6 V.
Interestingly, the data in Fig. 4(a) allow one to extract
the change in capacitance caused by the rf signal for
different VGD values. The applied rf peak-to-peak voltage
amplitude to the gate is VRF ¼ 0:02V; hence, we estimate
DCMOS  10 aF at VGD ¼ 0:7 V. This confirms that modifi-
cations in the MOS capacitance of the gate sensor dominate
at high values of VGD, making it increasingly difficult to
detect the much smaller tunnelling capacitance variations
due to single-electron transitions (DCt  1:5 aF at the
Coulomb peaks). By contrast, the good visibility of the
tunnelling events at VGD ¼ 0:5 V is consistent with the fact
that DCMOS is negligible at that operation point, as illus-
trated in Fig. 4(a).
In conclusion, we have demonstrated that, when an
accumulation-mode gate sensor is operated above threshold
voltage, the MOS capacitance becomes dominant with
respect to the tunnelling capacitance, and charge readout
degrades dramatically. In Figs. 4(b) and 4(c), we suggest a
way of circumventing this issue. By using a depletion gate
(i.e., operated below threshold) which runs underneath all
the dot gates, the accumulation of an electron layer is pre-
vented except for the active region, where quantum dots
are formed and controlled. Charge sensing can then be
performed using the same gate that defines the QD via gate-
based dispersive readout by embedding the gates into reso-
nant circuits. Note that readout of every gate would not be
strictly needed, as the state of each dot can be inferred via
cross-correlated measurements of the nearest-neighbour sen-
sors. To minimise the impact of the capacitance between dot
and depletion gates on the dispersive response, we propose a
design in which the depletion gate extends away from the
active area for a distance L until it reaches the transition
region between gate (thin) and field (thick) SiO2, of thick-
ness t and h, respectively. Note that in the field oxide region,
the formation of a 2DEG underneath the dot gates is pre-
vented by the larger oxide thickness (h t) that results in a
higher threshold voltage. We quantify the effect of the addi-
tional dot-to-depletion gate capacitance on the dispersive
response by estimating the contribution to the overall para-
sitic capacitance for typical fabrication parameters. For dot
gate widths w¼ 50 nm and AlyOx layer thickness of 2 nm, a
phase response deterioration dðD/Þ=D/ of less than 1% can
be attained for L < 2 lm.
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